国产精品白丝啪啪91-国产精品亚洲精品日韩已满-极品少妇露出大乳高潮-欧美日韩大陆精品视频

雙極性晶體管

二極管

ESD保護(hù)、TVS、濾波和信號(hào)調(diào)節(jié)ESD保護(hù)

MOSFET

氮化鎵場效應(yīng)晶體管(GaN FET)

絕緣柵雙極晶體管(IGBTs)

模擬和邏輯IC

汽車應(yīng)用認(rèn)證產(chǎn)品(AEC-Q100/Q101)

74HCT193DB-Q100

Presettable synchronous 4-bit binary up/down counter

The 74HC193-Q100; 74HCT193-Q100 is a 4-bit synchronous binary up/down counter. Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is pulsed while CPD is held HIGH, the device counts up. If the CPD clock is pulsed while CPU is held HIGH, the device counts down. Only one clock input can be held HIGH at any time to guarantee predictable behavior. The device can be cleared at any time by the asynchronous master reset input (MR). It may also be loaded in parallel by activating the asynchronous parallel load input (PL). The terminal count up (TCU) and terminal count down (TCD) outputs are normally HIGH. When the circuit has reached the maximum count state of 15, the next HIGH-to-LOW transition of CPU causes TCU to go LOW. TCU remains LOW until CPU goes HIGH again, duplicating the count up clock. Likewise, the TCD output goes LOW when the circuit is in the zero state and the CPD goes LOW. The terminal count outputs duplicate the clock waveforms and can be used as the clock input signals to the next higher-order circuit in a multistage counter. Multistage counters are not fully synchronous, since there is a slight delay time difference added for each stage that is added. The counter may be preset by the asynchronous parallel load capability of the circuit. Information on the parallel data inputs (D0 to D3), is loaded into the counter. This information appears on the outputs (Q0 to Q3) regardless of the conditions of the clock inputs when the parallel load (PL) input is LOW. A HIGH level on the master reset (MR) input disables the parallel load gates. It overrides both clock inputs and sets all outputs (Q0 to Q3) LOW. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock is interpreted as a legitimate signal and it is counted. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

此產(chǎn)品已停產(chǎn)

Features and benefits

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)

    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C

  • Wide supply voltage range from 2.0 to 6.0 V

  • CMOS low power dissipation

  • High noise immunity

  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

  • Input levels:

    • For 74HC193-Q100: CMOS level

    • For 74HCT193-Q100: TTL level

  • Synchronous reversible 4-bit binary counting

  • Asynchronous parallel load

  • Asynchronous reset

  • Expandable without external logic

  • Complies with JEDEC standards:

    • JESD8C (2.7 V to 3.6 V)

    • JESD7A (2.0 V to 6.0 V)

  • ESD protection:

    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V

    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

參數(shù)類型

型號(hào) Package name
74HCT193DB-Q100 SSOP16

封裝

下表中的所有產(chǎn)品型號(hào)均已停產(chǎn) 。

型號(hào) 可訂購的器件編號(hào),(訂購碼(12NC)) 狀態(tài) 標(biāo)示 封裝 外形圖 回流焊/波峰焊 包裝
74HCT193DB-Q100 74HCT193DB-Q100J
(935300449118)
Discontinued / End-of-life HCT193 SOT338-1
SSOP16
(SOT338-1)
SOT338-1 SSOP-TSSOP-VSO-REFLOW
SSOP-TSSOP-VSO-WAVE
暫無信息

環(huán)境信息

下表中的所有產(chǎn)品型號(hào)均已停產(chǎn) 。

型號(hào) 可訂購的器件編號(hào) 化學(xué)成分 RoHS RHF指示符
74HCT193DB-Q100 74HCT193DB-Q100J 74HCT193DB-Q100 rohs rhf rhf
品質(zhì)及可靠性免責(zé)聲明

文檔 (8)

文件名稱 標(biāo)題 類型 日期
74HC_HCT193_Q100 Presettable synchronous 4-bit binary up/down counter Data sheet 2024-03-14
AN11044 Pin FMEA 74HC/74HCT family Application note 2019-01-09
Nexperia_package_poster Nexperia package poster Leaflet 2020-05-15
SSOP16_SOT338-1_mk plastic, shrink small outline package; 16 leads; 0.65 mm pitch; 6.2 mm x 5.3 mm x 2 mm body Marcom graphics 2017-01-28
SOT338-1 plastic, shrink small outline package; 16 leads; 0.65 mm pitch; 6.2 mm x 5.3 mm x 2 mm body Package information 2022-06-20
SSOP-TSSOP-VSO-REFLOW Footprint for reflow soldering Reflow soldering 2009-10-08
HCT_USER_GUIDE HC/T User Guide User manual 1997-10-31
SSOP-TSSOP-VSO-WAVE Footprint for wave soldering Wave soldering 2009-10-08

支持

如果您需要設(shè)計(jì)/技術(shù)支持,請(qǐng)告知我們并填寫 應(yīng)答表 我們會(huì)盡快回復(fù)您。


Longevity

The Nexperia Longevity Program is aimed to provide our customers information from time to time about the expected time that our products can be ordered. The NLP is reviewed and updated regularly by our Executive Management Team. View our longevity program here.


模型

No documents available

How does it work?

The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.

久久91精品国产一区二区麻豆| 久久一区二区三区视频观看 | 无遮挡国产精品一级二级三级视频| 亚洲乱世熟女一区二区三区| 日韩伦理不卡一区二区| 蜜桃视频在线观看免费视频网站| 亚洲精品美女久久久久高潮| 国产亚洲白白色发布免费| 亚洲国产成人av在线| 欧美大片免费高清观看| 久久精品国产亚洲av三区| 青青草一区视频在线观看| 中文字幕国产精品91| 手机av在线观看视频| 男女激情视频网站在线| 国产精品粗又长一区| 国产农村一区二区三区| 啄木乌法国一区二区三区| 国产传媒在线免费播放| 中文字幕宅男人妻精品| 91福利国产成人精品播放| 国产丝袜美腿在线视频| 国产一级137片内射新月女| 91国产自拍免费视频| 天天躁夜夜躁狠狠久久| 午夜三级一区二区三区| 丰满老熟女性生活视频| 精品午夜免费福利视频| 日本成人精品一区二区| 日韩一区二区三区天堂| 亚洲国产日韩成人精品| 国产午夜福利视频合集| 国产精品美女制服内射| 日韩精品一区二区三区四区在线视频| 国产精品一区二区夜色不卡| 国产成人精品午夜精品| 人妻少妇av免费久久蜜臀| 毛片在线免费观看av| 国产精品岛国片在线观看| 亚洲啪啪av一区二区| 亚洲欧美精品专区久久|