可訂購部件
| 型號 | 可訂購的器件編號 | 訂購代碼(12NC) | 封裝 | 從經(jīng)銷商處購買 |
|---|---|---|---|---|
| NXU0102GT-Q100 | NXU0102GT-Q100X | 935691949115 | SOT833-1 | 訂單產(chǎn)品 |
Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more informationNXU0102GT-Q100
2-bit dual-supply buffer/level translator with Schmitt-trigger; 3-state
The NXU0102-Q100 is a 2-bit, dual-supply level translating buffer with Schmitt-trigger inputs and 3-state outputs. It features two data inputs (A1 and A2), two data outputs (YB1 and YB2), and an output enable input (OE).
Both VCCA and VCCB can be supplied at any voltage between 0.9 V and 5.5 V making the device suitable for translating between any of the voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V).
This device facilitates asynchronous communication between data buses. Transmit data with a fixed direction (unidirectionally) from the A bus to the B bus on two channels. The OE pin can be referenced to VCCA and VCCB domain and when OE pin is set LOW the outputs are disabled and enter a high-impedance OFF-state which isolates the buses. The OE pin can be left floating or externally pulled down to ground to ensure the high-impedance state of the outputs during power up or power down.
This device ensures low static and dynamic power consumption across the entire supply range and is fully specified for partial power down applications using IOFF. The IOFF circuitry prevents potentially damaging backflow current through the device when it is powered down or if one of the power supplies is disconnected (floating).
No power supply sequencing is required and output glitches during power supply transitions are prevented. As a result, glitches will not appear on the outputs for supply transitions during power-up/down.
Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Wide supply voltage range:
VCCA: 0.9 V to 5.5 V
VCCB: 0.9 V to 5.5 V
- Low power consumption for supply voltage range 1.1 V to 5.5 V
- 3 μA (Tamb = 25 °C)
- 5 μA (Tamb = -40 °C to +125 °C)
- Schmitt-trigger inputs with integrated static high ohmic pull-down resistor on the input
Maximum data rates:
250 Mbps (≥ 1.8 V to 5 V translation)
High output drive 12 mA at 5 V
Output enable (OE) allows connection to VCCA or VCCB domain
Suspend mode when either one of the supply voltages is below 100 mV or disconnected (floating)
Low noise overshoot and undershoot <10% of VCCO
IOFF circuitry provides partial power-down mode operation
Latch-up performance exceeds 100 mA per JESD78D Class II
Complies with JEDEC standard:
JESD8-12 (0.9 V to 1.3 V)
JESD8-11 (1.4 V to 1.6 V)
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8C (2.7 V to 3.6 V)
JESD12-6 (4.5 V to 5.5 V)
ESD protection:
HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2500 V
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1500 V
- Similar function: NXU0202-Q100
Applications
- General purpose I/O level translation
- Noisy environments or slow input signals
- Supports push-pull voltage translation as 2-wire UART and 2-pin JTAG protocols
- Consumer
參數(shù)類型
| 型號 | VCC(A) (V) | VCC(B) (V) | Logic switching levels | Output drive capability (mA) | tpd (ns) | Nr of bits | Power dissipation considerations | Tamb (°C) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| NXU0102GT-Q100 | 0.9?-?5.5 | 0.9?-?5.5 | CMOS/LVTTL | ± 12 | 8.1 | 4 | ultra low | -40~125 | 276 | 121 | 3.3 | XSON8 |
封裝
| 型號 | 可訂購的器件編號，（訂購碼(12NC)） | 狀態(tài) | 標示 | 封裝 | 外形圖 | 回流焊/波峰焊 | 包裝 |
|---|---|---|---|---|---|---|---|
| NXU0102GT-Q100 | NXU0102GT-Q100X (935691949115) |
Active | L2 |
XSON8 (SOT833-1) |
SOT833-1 | SOT833-1_115 |
環(huán)境信息
| 型號 | 可訂購的器件編號 | 化學(xué)成分 | RoHS | RHF指示符 |
|---|---|---|---|---|
| NXU0102GT-Q100 | NXU0102GT-Q100X | NXU0102GT-Q100 |
|
|
Series
文檔 (10)
| 文件名稱 | 標題 | 類型 | 日期 |
|---|---|---|---|
| NXU0102_Q100 | 2-bit dual-supply buffer/level translator with Schmitt-trigger; 3-state | Data sheet | 2025-01-30 |
| AN90057 | Pin FMEA for NXU family | Application note | 2024-09-11 |
| Nexperia_document_guide_MiniLogic_MicroPak_201808 | MicroPak leadless logic portfolio guide | Brochure | 2018-09-03 |
| SOT833-1 | 3D model for products with SOT833-1 package | Design support | 2021-01-28 |
| nxu0102 | NXU0102 IBIS model | IBIS model | 2024-10-31 |
| enhanced_unidirectional_direction_translator_portfolio_leaflet | Enhanced Unidirectional Direction Translator Portfolio | Leaflet | 2024-12-11 |
| Nexperia_package_poster | Nexperia package poster | Leaflet | 2020-05-15 |
| SOT833-1 | plastic, leadless extremely thin small outline package; 8 terminals; 0.5 mm pitch; 1 mm x 1.95 mm x 0.5 mm body | Package information | 2022-06-03 |
| SOT833-1_115 | XSON8; Reel pack for SMD, 7''; Q1/T1 product orientation | Packing information | 2020-04-21 |
| MAR_SOT833 | MAR_SOT833 Topmark | Top marking | 2013-06-03 |
支持
如果您需要設(shè)計/技術(shù)支持，請告知我們并填寫 應(yīng)答表 我們會盡快回復(fù)您。
訂購、定價與供貨
| 型號 | Orderable part number | Ordering code (12NC) | 狀態(tài) | 包裝 | Packing Quantity | 在線購買 |
|---|---|---|---|---|---|---|
| NXU0102GT-Q100 | NXU0102GT-Q100X | 935691949115 | Active | SOT833-1_115 | 5,000 | 訂單產(chǎn)品 |
樣品
作為 Nexperia 的客戶，您可以通過我們的銷售機構(gòu)訂購樣品。
如果您沒有 Nexperia 的直接賬戶，我們的全球和地區(qū)分銷商網(wǎng)絡(luò)可為您提供 Nexperia 樣品支持。查看官方經(jīng)銷商列表。
How does it work?
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.
NXU0102GT-Q100
2-bit dual-supply buffer/level translator with Schmitt-trigger; 3-state
從安世半導(dǎo)體購買
| SKU | 庫存* | MOQ | 單位價格 | 數(shù)量 |
|---|